# MAINTENANCE MANUAL VOLUME II

LINC-8

DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

## LINC-8 MAINTENANCE MANUAL

### VOLUME II

November 1967

Copyright 1967 by Digital Equipment Corporation

#### VOLUME II LINC-8 ENGINEERING DRAWINGS

This volume of the LINC-8 Maintenance Manual contains instruction timing-flow diagrams, engineering drawings, and module schematics not found in other related documents. These drawings cover the basic LINC-8 system described in Volume I and are listed below.

Instruction Timing-Flow Diagrams				Engineering Drawings (cont)							
	Page		Page		Page		Page	Drawing Number	<u>Title</u>	Revision	Page
ADAiβ	4	LAMiβ	9	SAMiα	14	SXLiN	19	D-BS-LINC8-0-L14	Control Register and Instruction Decoders		29
ADD x	4	LDAiβ	10	SETiα	15	UMB N	19	D-BS-LINC8-0-L15	Time Pulse Distributor	Α	30
ADMiβ	5	LDHiβ	10	SCR i N	15	XSKiα	20	D-BS-LINC8-0-L16	LINC Interface Control		31
BCLiβ	5	LMB N	11	SHD i β	16	8 Execute Class	20	D-BS-LINC8-0-L17	IOT Decoders	Α	32
всо і в	6	MSC N	11	SKPiN	16	MTP		D-BS-LINC8-0-L18	Control Function	Α	33
BSEiβ	6	MULiβ	12	SRO i β	1 <i>7</i>	OPR		D-BS-LINC8-0-L19	Skip Nets		34
DSC i β	7	ROLIN	13	STAiβ	1 <i>7</i>	EXC		D-BS-LINC8-0-L20	Control Pulse Gates	Α	35
DIS i a	8	RORIN	13	STC ×	18			D-BS-LINC8-0-L21	S, P, Z, T, N and Dis. Cont. Pulses		36
JMP ×	9	SAEiβ	14	STH i β	18			D-BS-LINC8-0-L22	A and B Register Control Pulses	Α	37
								D-BS-LINC8-0-L26	Memory Extension	Α	38
			Eng	ineering Drav	vings			D-BS-LINC8-0-L28	LINC Switches and Indicators		39
Drawing	Number			Title		Revision	Page	D-MU-LINC8-0-M3	LINC-8 UML, MA-MD	С	40
D-BS-LINC	8_0_12	B-Registe	nr.	<del></del>	•		21	D-MU-LINC8-0-M4	LINC-8 UML, ME-MJ	D	41
D-BS-LINC		S and P F					22	D-BS-LINC8-0-M8	PDP-8 ADDR Input Gates		42
D-BS-LINC		Link, Le	_	-Pogistor			23	D-BS-LINC8-0-M9	Mag Tape Reader/Writer		43
D-BS-LINC		Right Ha		•			24	D-BS-LINC8-0-M10	Mag Tape Motion Control	Α	44
D-BS-LINC		R and Z	•			Α	25	D-BS-LINC8-0-M11	Mag Tape Timing Generator	Α	45
D-BS-LINC		PDP-8 A	•			A	26	D-BS-LINC8-0-M12	Mag Tape Mode Control	Α	46
D-MU-LING		LINC8,				F	27	D-BS-LINC8-0-M13	Mag Tape Mark Window	В	47
D-MU-LING		LINC8,	-			В	28	D-BS-LINC8-0-M111	Teleprinter	C	48

#### Engineering Drawings (cont)


	Drawing Number	<u>Title</u>	Revision	Page	Drawing Number	<u>Title</u>	Revision	<u>Page</u>
	D-BS-LINC8-0-M112	X-Axis Selection		49	D-FD-LINC8-0-9	Flow Diagram, Manual Operations		75
	D-BS-LINC8-0-M113	Y-Axis Selection		50	D-FD-LINC8-0-30	Flow Diagram, Load		76
	D-BS-LINC8-0-M115	Sense Amps, Inhibit Drivers, Mem. Cont.	В	51	D-AD-3004810-0-0	Console Scope Overall (Sheet 1)	Α	77
	D-BS-LINC8-0-M116	In Out Buffers		52	D-AD-3004810-0-0	Console Scope Inten (MTG Mode)(Sheet 4)	Α	78
	D-MU-LINC8-0-P3	LINC8 UML, PE-PJ	C	53	D-BS-3004810-0-1	Display Amplifier Intensifier Circuit		79
	D-MU-LINC8-0-P4	LINC8 UML, PA-PD	С	54	D-BS-3004810-0-2	Console Scope Elec. Mod.		80
	D-BS-LINC8-0-P23	Data Bits, 00–11 Gates	Α	55	D-SC-3404601-0-0	Tape Head		81
	D-BS-LINC8-0-P24	Analog System		56	E-AD-7005114-0-0	Control Panel (2 Sheets)		82,83
	D-BS-LINC8-0-P25	MB & Load Mods in PDP-8		57	D-AD-7005164-0-0	Power Input Panel Assy.	С	84
	D-BS-LINC8-0-P27	PDP-8 Switches and Indicators		58	D-IA-7005186-0-0	Scope Cable		85
	D-BS-LINC8-0-P102	Accumulator	Α	59	D-IA-7005187-0-0	LINC Tape Unit Cable		86
	D-BS-LINC8-0-P103	AC Control		60	D-UA-7005260-0-0	Tape Transport	Α	87
	D-BS-LINC8-0-P104	PC and MA Registers		61	D-IA-7005423-0-0	LINCtape Extension Cable		88
	D-BS-LINC8-0-P105	MB Register and Control	Α	62	D-AD-7404146-0-0	Tape Chassis (Sheet 1)	В	89
	D-BS-LINC8-0-P106	Major States and Instruction Register	Α	63	D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 3	В	90
	D-BS-LINC8-0-P108	MA, PC Control	Α	64	D-AD-7404146-0-0	Tape Chassis (Signal Wiring) Sheet 4	В	91
i	D-BS-LINC8-0-P109	Timing Keys, SWS and Run	В	65	D-BS-7404146-0-1	Tape Chassis, Power and Control	Α	92
	D-BS-LINC8-0-P110	Input/Output Control	В	66	D-AD-7404150-0-0	Tape Drive (LINC8)		93
	D-SD-LINC8-0-1	System Configuration		67	D-BS-7404538-0-1	Scope Plug-In (Component MTG)		94
	D-BS-LINC8-0-2	Data Terminal Panel Logic		68	C-IA-7405611-0-0	Cable, Scope (Remote)	Α	95
ı	D-MU-LINC8-0-3	Data Terminal Panel UML		69	A-MDL-LINC8-0-0	Master Drawing List		96
	D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 1)	В	70	A-CP-LINC8-0-7	External Component List (Sheet 1)	В	96
i	D-IC-LINC8-0-4	Cables, LINC-8 (Sheet 2)		71	A-CP-LINC8-0-7	External Component List (Sheet 2)		97
	D-IC-LINC8-0-5	I/O Listings		72	A-ML-LINC8-0-L	Drawing List, LINC Section	J	97
	D-IC-LINC8-0-6	Cable List	В	73	A-ML-LINC8-0-M	Drawing List, Memory Section	J	98
	D-FD-LINC8-0-9	Flow Diagram, Automatic Operations		74	A-ML-LINC8-0-P	Drawing List, Processor Section	Н	98

Engineering Drawings (cont)

#### Module Schematics (cont)

Number	Title	Revision	Page	Number	Title	Revision	Page
A130-0-1	Multiplex LINC-8	Α	99	R203-0-1	Triple Flip-Flop	3	104
A202-0-1	Two Analog Preamplifiers	В	99	R204-0-1	Quadruple Flip-Flop	E	105
A401-0-1	Sample and Hold	Α	99	R302-0-1	Delay	Р	105
A502-0-1	Difference Amplifier	D	99	R303-0-1	Integrating One Shot	Н	105
A601-0-1	3 Bit DAC	F	100	R401-0-1	Clock	М	105
A604-0-1	2 Bit DAC	D	100	R405-0-1	Crystal Clock	J	106
A704-0-1	-10V Precision Power Supply	Н	100	R601-0-1	Pulse Amplifier	Р	106
A706-0-1	Power Supply for A202	Α	100	R602-0-1	Pulse Amplifier	Ν	106
B104-0-1	Inverter	С	101	R603	Pulse Amplifier	5	106
B115-0-1	Diode Gate	С	101	R613-0-1	Pulse Amplifier	В	107
B117-0-1	Diode Gate	В	101	R650-0-1	Bus Driver	Р	107
B130-0-1	3 Bit Parity Circuit	Α	101	W002-0-1	Clamp Loads	В	107
B171-0-1	Diode Gate	С	102	W005-0-1	Clamped Loads	В	107
B204-0-1	Four Flip-Flops	В	102	W026	Connector Board	1	108
B684	Two Bus Drivers	7	102	W035-0-1	Cable Connector		108
G882	Manchester Reader Writer	1	102	W050-0-1	Indicator Driver	D	108
G906-0-1	LINC8 Capacitor and Power Up		103	W072-0-1	LINC-8 Scope Cable Connector		108
R112-0-1	NOR Gate	Α	103	W073-0-1	LINC-8 Tape Cable Connector		109
R141-0-1	Diode Gate	F	103	W500	High Impedance Follower	1	109
R151	Binary to Octal Decoder	3	103	W501	Schmitt Trigger	4	109
R181-0-1	DC Carry Chain	D	104	W607-0-1	Pulse Amplifier	F	109
R201-0-1	Flip-Flop	D	104	W640-0-1	Pulse Amplifier	J	110
R202-0-1	Dual Flip-Flop	F	104				

ADAiB




DATA DIRECTION PDP-8 PROCESSOR MB REGISTER -SENSE AMPLIFIERS -S REGISTER -P + 2 P REGISTER -B REGISTER -A REGISTER -LINC PROCESSOR C REGISTER -MEM→B FLIP-FLOPS → LINC TIMING GNI GO T1 T2 T3 TLAST | | GNI GO


ADD X

Δ


ADM &




BCL i B




BCO i B




BSE i B







0	0-→A 7-11 B+4-→B
2	IF Z11 = 1, THEN ON INTENSITY, O → Z11
	IF Z11 = 0, THEN OFF INTENSITY, A+4 → A, N-1→N AND ZSHR
3	IF Z11 = 1, THEN ON INTENSITY, O → Z11
	IF Z11 = O, THEN O→A7-11, B+4→B, N-1→N, OFF INTENSITY, AND ZSHR




JMP X




LAM. B




LDAAB




LDH4 B




LMB N




MSC N




N	MNEM	T2	Т3
0	HLT	Ø→RUN INT Ø→AUTO FF	
5	ZTA	Z A	ASHRPLS
11	CLR	0 <b>→</b> A,0 <b>→</b> L	0 <b>→</b> Z
14	ATR	0 <b>→</b> R	A —→ R
15	RTA	0 A	R → A
16	NOP		
17	сом	Ā <b>→</b> A	




ROL i N




ROR i N




SAELB




SAMia




SET i a



SCRIN









h	T12	T13	T LAST
0	AR 📥 AL	AL ≠ 0 P+1> P	AR 🚅 AL
1		AR ≠ 0 P+1→P	

SKPiN




N	CONDITION	MNEM
0	SS 0 = (1)	
1	SS 1 = (1)	
2	SS 2 = (1)	
3	SS 3 = (1)	
4	SS 4 = (1)	
5	SS 5 = (1)	
6		
7		
10	A  = 0	AZE
11	AO = (O)	APO
12	LINK (O)	LZE
13	1B MARK	IBZ
14	FLO (1)	FLO
15	Z11 = (0)	ZZZ
16		
17		


SRO LB




STA i B




STC X




STH  $i\beta$ 



SXLAN




UMB N





XSK. a

- 1




8 EXECUTE CLASS MTP OPR EXC







D-BS-LINC8-0-L2 B-Register




D-BS-LINC8-0-L3 S and P Registers




D-BS-LINC8-0-L4 Link, Left Half A-Register




D-BS-LINC8-0-L5 Right Half A-Register





D-BS-LINC8-0-L6 R and Z Registers







D-MU-LINC8-0-L10 LINC8 UML, LE-LJ







D-BS-LINC8-0-L14 Control Register and Instruction Decoders







D-BS-LINC8-0-L16 LINC Interface Control









D-BS-LINC8-0-L19 Skip Nets




D-BS-LINC8-0-L20 Control Pulse Gates




D-BS-LINC8-0-L21 S, P, Z, T, N and Dis. Cont. Pulses




D-BS-LINC8-0-L22 A and B Register Control Pulses




D-BS-LINC8-0-L26 Memory Extension




D-BS-LINC8-0-L28 LINC Switches and Indicators




D-MU-LINC8-0-M3 LINC-8 UML, MA-MD







D-BS-LINC8-0-M8 PDP-8 ADDR Input Gates




D-BS-LINC8-0-M9 Mag Tape Reader/Writer




D-BS-LINC8-0-M10 Mag Tape Motion Control




D-BS-LINC8-0-M11 Mag Tape Timing Generator




D-BS-LINC8-0-M12 Mag Tape Mode Control







D-BS-LINC8-0-M111 Teleprinter




D-BS-LINC8-0-M112 X-Axis Selection




D-BS-LINC8-0-M113 Y-Axis Selection




D-BS-LINC8-0-M115 Sense Amps, Inhibit Drivers, Mem. Cont.





D-BS-LINC8-0-M116 In Out Buffers







D-MU-LINC8-0-P4 LINC8 UML, PA-PD






D-BS-LINC8-0-P24 Analog System








D-BS-LINC8-0-P27 PDP-8 Switches and Indicators




D-BS-LINC8-0-P102 Accumulator









D-BS-LINC8-0-P105 MB Register and Control




D-BS-LINC8-0-P106 Major States and Instruction Register







D-BS-LINC8-0-P109 Timing Keys, SWS and Run




D-BS-LINC8-0-P110 Input/Output Control








D-BS-LINC8-0-2 Data Terminal Panel Logic




D-MU-LINC8-0-3 Data Terminal Panel UML









									NOTES:		
CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS	CABLE NO	TYPE	FROM-TO	FUNCTION REMARKS		1- JUMPER PIN ''B'' 2- JUMPER PIN ''B'' OF WI	133. HIMPER PIN ''B''	2 ''
7405554-1-0	W034 W034	MA36-LAØ1	PDP-8 MEM-PROC I (II)				CONTROL CONTROLS		W036, 100 OHM PINS ♥-		•
7405559-4-0	W034 W035	MA37-PC01 MA38-PD01	PDP-8 MEM-PROC III PDP-8 MEM-PROC III (9)	7405553-1-0	W033-W033	CA02-LA36	CONTROL CONSOLE LINC CONTROL SWITCHES (1)		3- JUMPAR PIN ''B'' OF W	33, JUMPER PIN ''B## 8	£ ''C
7405554-4-0	W034 W034	ME36-PE01	PDP-8 MEM-PROC IR (9) LINC ADDRESS I (9)	1-0	#655-#655	CB02-LA37	DELAY; AUDIO CHIME (1)		WO36, 100 OHM ON PINS	D-H,K & M-V 10 OHM O	N'PIN
-5-0		MF36-PF01	LINC ADDRESS II	-1-0		CA03-LA05	LEFT SWITCH (1)		OF W036		
-1-0		MD40-LD01 ME40-LE01	PDP-8 MEM-PROC II (II) PDP-8 MEM-PROC V	7405553-1-0 7405555-2-0	W033-W033 W036-W033	CB03-LA35 CA04-PB37	LINC SENSE SW& CONTROL SW (1) PDP-8 RIGHT SWITCH (2)		4- D664 DIODES PINS A-N, W036	100 OHM RESISTORS PIN	IS P-V
♥ -1-0 7405554- <b>1</b> -0	₩034-W034	MF40-LEUT	PDP-8 MEM-PROC VI	7405555-2-0	W036-W033	CB04-PA37	PDP-8 CONTROL SWITCH (3)		JUMPER PINS A & B OF	i033	
7405554-2-0	W034-W034	MH38-LH03	TAPE SYSTEM III				STANDARD +0 CABLE TO PERIPHERAL		5- COAX CABLE		
7405552-2-0	W031-W031	MH39-LH02 MH40-LH01	BMB 0-5 BMB 6-11		W021	ME34	BAC 0-8		6- OPTIONAL FOR EXTENDED	MEMURY	
-1-0		MJ37-LJ04	BAC 9-11 IOP 1,2,4, ETC.		1	NF34	BAC 9-11 IOP		7- OPTIONAL FOR EAE		
7405552-2-0	W031-W031	MJ38-LJ03	BAC 0-8			ME35	BMB 0-5			LO ALLOWED UNITED DUO	
7405554-1-0	W034-W034 W034-W034	MJ39-LJ02 MJ40-LJ01	TAPE SYSTEM II TAPE SYSTEM I	<b> </b>	<del>                                     </del>	MF35 PE02	BMB 6-11 INPUT MIXER 0-8		8- ONLY ONE BREAK DEVICE (MULTIPLEXER) IS USED		
7405554-1-0 7405555-1-0	W033-W036	MA35-PC37	OPTIONAL MEM EXT SW & IND (4&6)			PF02	INPUT MIXER 9-11		PANEL OR PERIPHERAL BI		
	W073	MA40 TAPE MB40 UNIT	TAPE TRANSPORT CABLE (10)			PH04	DATA ADD 0-8 (8)		9- 220 OHM RESISTORS IN I	EMORY END OF CABLE 100	O CHM
7005187-0-0		MB40 UNIT ME30-LA02	OPTIONAL EXT DAT ADD		11	PJ04 PH08	DATA ADD 9-11 (1) DATA BITS 0-8 (8)		RESIST <b>e</b> rs in Processor		
7405552-3-0	W031-W031	PHIQ			wasi	PJ 08	DATA BITS 6-11 (8)		10- ONE CABLE ADDITIONAL A	OR EACH ADDITIONAL DU	JAL
7005186-0-0	W072	PJ19 SCUPE	SCOPE DISPLAY						TAPE UNIT.	ERIES WITH PINS A	AND E
7405552-2-0	W031-W031 W034-W034	LH38-PH03 LH38-PH02	INPUT MIXER (AC 0-8)   B0-11 & A 0-2	7005423-0-0	TAPE UNIT TO TAP	UNIT	LINC 8 TAPE EXTENSION CABLE (10)		II- 100A RESISTORS IN S IN BOTH ENDS OF TH	E CABLE.	_
4-1-0	W034-W034	LH40-RB01	A 3-11 & A-D SIGNAL								
7405552-2-0	W031-W031	LJ38-PJ03	INPUT MIXER (AC 9-11) ETC.								
7405554-1-0	₩034-₩034	LJ39-PJ02 LJ40-PJ01	MISC BREAK & A-D SIGNAL		M = MEMORY SECTIO	1					
-3-0	<del></del>	LA02-PA01	PDP-8 MEM-PROC I		L = LINC SECTION						
7405554-3-0	W034-W034	LA03-PB01	PDP-8 MEM-PROC 11		P = PROCESS OR SEC						
			DATA TERMINAL, PANEL		D = DATA TERM PAN	L					
0#05556-7-0	W021-W011	MH33-DA35	PDP-8 IO BAC 9-11 IOP (5)		IND = INDICATORS						
4	1	MH34-DA36	PDP-8 10 BAC 0-8 (5)		C = CONTROL SWITC	IF2					
		MH35-DA34 MH36-DA33	PDP-8 10 BMB 0-5 (5) PDP-8 10 BMB 6-11 (5)								
	-	PH04-DA30	PDP-8 10 DATA ADD 0-8 (5)								
		PJ04-DA29	PDP-8 10 DATA ADD 9-11 (5)								
		PH06-DA32 PJ06-DA31	PDP-8 10 INPUT MIXER 0-8 (5) PDP-8 10 INPUT MIXER 9-11 (5)								
	+	PH08-DA28	PDP-8 10 DATA BITS 0-8 (5)								
•	•	PJ08-DA27	PDP-8 10 DATA BITS 9-11 (5)								
7405556-7-0 7405553-7-0	W021-W011 W033-W033	PH21-DB32 LA31-DB36	LINC ANALOG CHAIN 10-17 (5) LINC CHIME POWER SPEAKER								
7405556-7-0	W021-W011	LA29-DB34	LINC XL-0-10								
7405556-7-0	W021-W011	LA30-DB35	LINC RELAYS XL 11-13								
			INDICATOR CABLES								
7405553-6-0	W033-W033	IND01-PC-38	PDP-8 RUN FETCH ETC. (1)								
7405553-6-0	<u> </u>	02-PB-38	PDP-8 INSTRUCTIONS (1)								
-4-0 -4-0		03-PA40 04-PB40	PDP-8 BITS 9-11 (1) PDP-8 BITS 6-8 (1)								
-3-0		05-PA39	PDP-8 BITS 3-5 (1)								
-3-0		06-PB39	PDP-8 BITS 0-2 (1)								
-2-0 -2- <b>0</b>		07-PA38 08-LA23	PDP-8 INST-FIELD & DATA FIELD (1) LINC BITS 9-11 (1)				•				
-2-0		09-LA22	6-8 (1)								
-2-0		10-LA19	3-5 (1)								
-2-0 • -2-0		11-LA16 12-LA27	LINC BITS 0-2 (1) LINC UMB, R LMB (1)								
7405553-1-0	W033-W033	IND13-LA24	ILINC AUTO IBI RTC (1)								
		<del>/</del>		 	<del></del>					<del></del>	
 8	_	_ '	6	5	<del>*</del>		1 3	l l	2	1 -	1




D-FD-LINC8-0-9 Flow Diagram, Automatic Operations





D-FD-LINC8-0-9 Flow Diagram, Manual Operations







D-AD-3004810-0-0 Console Scope Overall (Sheet 1)









D-BS-3004810-0-2 Console Scope Elec. Mod.







E-AD-7005114-0-0 Control Panel (Sheet 1)




E-AD-7005114-0-0 Control Panel (Sheet 2)




D-AD-7005164-0-0 Power Input Panel Assy.




D-IA-7005186-0-0 Scope Cable





D-IA-7005187-0-0 LINC Tape Unit Cable








D-IA-7005423-0-0 LINCtape Extension Cable


















C-IA-7405611-0-0 Cable, Scope (Remote)

	DWC	. NO.	REV.	NO. OF	TITLE
			LET.	SHEETS	IIILE
		INC8-0-0		3	LINC8 ASSEMBLY
		INC8-0-0		8	LINC8 PARTS LIST
	B-OD-L	INC8-0-13	-	1	OUTLINE DRAWING
			A		
D	-FD-LI	NC8-0-30	<u> </u>	1	FLOW DIAGRAM, LOAD
<u> </u>	- SD-T T	NC8-0-1	WA	1	SYSTEM CONFIGURATION
	-20-11	NC8-0-1	<del>  7</del>	+ + 1	SISTEM CONFIGURATION
A	-MDL-L	INC8-0-L	S	1	LINC 8
<u> </u>	MDT T	INC8-0-P	+ 0	1	LINC 8 PROCESSOR
<del></del>		TINC9-0-13	<del>  s</del>	+ + +	LINC 6 PROCESSOR
D D A A D D A A	-MDL-L	INC8-0-M	Ε	1	LINC 8 MEMORY
	-BS-T.T	NC8-0-2	$+$ $\Box$	+	DATA TERM, PANEL LOGIC
			A		ASSESSED SAME AND TO SELECT AND
		NC8-0-3	1 [	11	MODULE UTILIZATION LIST
A	-PL-LI	NC8-0-3	E S	1 1	MODULE PARTS LIST
D	-IC-LI	NC8-0-4	<del>  }                                   </del>	2	CABLES FOR LINC8
					0.13225 101. 521.00
<del></del>	-ïC-LI	NC8-0-5	R	1 1	I/O LISTINGS
D	-IC-LI	NC8-0-6	T V	1	CABLE LISTING
A	-CP-LI	NC8-0-7	S	1	EXTERNAL COMPONENT LIST
D	-FD-LII	NC8-0-9	10	2	MANUAL & AUTO OPERATIONS
			N		
A.	-PL-LII	NC8-0-8	S	18	MODULE PARTS LIST
D-	-IC-LIN	NC8-0-10		1	POWER WIRING AC & DC
D-	-IC-LI	NC8-0-11	-	1	CABLE LAYOUT OF CONTROL PANEL
A	-IC-LI	NC8-0-12		1	AC CABLES
	RE	VISIONS	•	N.D.	DATE EQUIPMEN
REV.	DATE	CHG. NO. A		DRUCHO K'D.	DATE OIOILA CORPORATION
			DA EN	IGNEAU	
			R	A Clory	TITLE TITLE
			<b>PP</b>	DJ ENG	DATE LINC 8
			PB	59. J	DATE
			$\mathbb{Z}$	J Clays	W-1-16
			ĮFIR	(STUSDÉDO	SIZE CODE NUMBER DE
			<u> </u>	LINC	8
			sc	ALE EET 1	A ML LINC8-0

A-MDL-LINC8-0-0 Master Drawing List

				<u> </u>						
СО	MPONEN.	T NAM	1 E	VALUE	POI	FR	OM PIN	то	PIN	РО
RESI	STOR			1.2K ½W		P	·н18н	PHIS	)E	
RESI	STOR			470 \$		P	н18н	PH18	3B	
AC T	ERMINATO	R		1000 W RES & .01MFD CAP		P	H01U	PHO]	LC	
u	11			н п		P	PH01P	PH01	.c	
CAPA	CITOR			2MFD OR 2.2 MFD		P	но5н( <b>-</b> )	PH05	J(+)	
CAPA	CITOR			.01MFD 50V		P	взон	PB30	)C	
RESI	STOR			30K ½W		P	H18F	PH20	Œ	
AC T	ERMINATO	R		100 A & . 01 CA	2	<u> </u>	ъ08н	LB08	BC	┼
CAPA	CITOR			680 PF			F24M	PF24	ID	-
	CITOR			680 PF			РН36Е	РН36		
	CITOR	*,	<del></del>	680 PF			н10н	PH10		
	CITOR			680 PF		Ī	уј10н	PJ10		
AC T	'ERMINATO	R		100Ω½w RES &.01MFD CAP			1F36F	GND	11	
11	11			71 11			1F36H	"		
11	11			11 11		M	1F36J	н		
"	11			11 11		M	IF36K	,,		
11	n		·	11 11		М	<b>1</b> F3 <b>6</b> L	11		
11	11			11 11		М	1F3 <b>6</b> M	11		
<u> </u>							P			_
	REVISION	ie.		DRN. DATE						
REV. D	ATE CHG.		APP'D.	R.BERNIER 9/6	56	dia	ital	CORP	PME ORATI	T N NOI
	/67 1		7.70	DAIGNEAULT 10/ ENG. DATE	/66			MAYNARD, N	ASSACHU	8ET78
REVIS B 9	ED & RED 67 2	RAWN 3	010	R.CLAYTON 10/ PROJ. ENG. DATE	⁄66 <sup>''''</sup>	EXTE	RNAL CO	MPONE	NT LI	ST
				PROD. DATE R.CLAYTON 10/ FIRST USED ON		LINC-	.8			
l				LINC-8	i	CODE	NŲ	IMBER		REV.
				SCALE	Α	CP	LINC8-	0-7		В
				SHEET 1 OF 2	DI	ST.				

A-CP-LINC8-0-7 External Component List (Sheet 1)



A-CP-LINC8-0-7 External Component List (Sheet 2)

	······································			DEV	NO. OF						
	DWG	. NO.		REV. LET.	SHEETS	TITLE					
K-W	L-LINC	3- <b>0-</b> L9		Н		WIRING LIST					
D-M	U-LINC	3-0-L10		F	1	PANELS LE-LJ					
D-M	U-LINC	3-0-L11		В	1	PANELS LA-LD					
D-B	S-LINC	3-0-L2			1	B REGISTER					
	S-LINCE				1	S+P REGISTER					
	S-LINCE S-LINCE			<u> </u>	1	LINC, LEFT HALF A REGISTER RIGHT HALF A REGISTER					
	S-LINC			Α	1	R & Z REGISTERS					
	S-LINC			A_	1 1	PDP-8 AC INPUT GATES					
		3-0-L14 3-0-L15		A	$\frac{1}{1}$	CONTROL REG. + INST DECODERS					
		3-0-L15		n	1 1	TIME PULSE DISTRIBUTOR LINC INTERFACE CONTROL					
		3-0-L17		A	ī	IOT DECODERS					
D-B	S-LINCS	3-0-1-18		Α	1	CONTROL FUNCTIONS					
		3-0-L19		_	1	SKIP NETS					
	S-LINCE	3-0-L20		A	1	CONTROL PULSE GATES S P Z T N & DIS. CONT. PULSES					
		3-0-L22		Α	1	A&B REGISTER CONTROL PULSES					
		3-0-L26		A	1	MEMORY EXTENSION					
D-B	S-LINCE	3-0-L28			1	LINC SWITCHES & INDICATORS					
D-A1	D-7005]	08-0-0		A	1	BUSS BAR					
						Tours I					
REV.	RE DATE	VISIONS CHG. NO.	APP	A1	D. D.						
					TCNEA	ULT10-1-65 MAYNARD, MASSACHI					
A B	11/66 12/66	3 6	K.J	CENC	CLAYT	ON 10-1-6 TITLE					
С	1/67	9		C PRO	J. ENG.	DATE TANCO					
D	2/67	10	R.J	פונ	CLAYT	DATE					
E.	2/67	12	R.J	·C R	CLAYT	ON 10-1-66 LINC SECTION					
F	3/67	14	R.J	C FIR	ST USED (	ON					
H J	8/67 9/67	22 2 <b>4</b>	J.S		LINC	8 SIZE CODE NUMBER					
١	3,01	<b>47</b>	10.0		ALE	A ML LINC8-0-L					


A-ML-LINC8-0-L Drawing List, LINC Section


		\ 	VIA:		EK	DRAWING LIST
	DWG	. NO.	i	REV. LET.	NO. OF	TITLE
K-1	WL-LING	C8-0-M2		F		WIRING LIST
	MU-LINC	70 0 M2		C	1	PANELS MA-MD
	MU-LINC			D	1	PANELS ME-MJ
D	BS-LING	C8-0-M8			1	PDP-8 ADDR INPUT GATE
	BS-LING				1	MAG TAPE READER/WRITER
		C8-0-M10 C8-0-M11	-	A A	1	MAG TAPE MOTION CONTROL MAG TAPE TIMING GEN.
		C8-0-M12		A	1	MAG TAPE MODE CONTROL
D-	BS-LING	C8-0-M13		В	1	MAG TAPE MARK WINDOW
D <b>–</b>	BS-LINC	C8-0-M111		C	1	TELEPRINTER
		C8-0-M112			1	X AXIS SELECTION
		28-0-M113			1	Y AXIS SELECTION
		C8-0-M115 C8-0-M <del>1</del> 16		В	1	SENSE AMPS, INHIBIT DRIVERS MEM. CON IN-OUT BUFFERS
	DD DIN					TH OUT BOTTEM
D	AD-7005	5110-0-0			4	BUSS BAR
				-	<u> </u>	
					<u>†                                     </u>	
	RE	VISIONS		DR		DATE DATE OLLEME
REV.	DATE	CHG. NO.	APP'	). Сн	ndruch K'D.	DATE OF CORPORAT
A	11/66	2	R.C.	FN	3	DATE TITLE
В	12/66	5	R.C.		Clayt	
C	1/67	8	R.C.	1 -	J. ENG. •Clayt	DATE   On   1/66
D	1/67	8A	R.C.	PR	DD.	DATE MEMORY SECUTION
E	2/67	11	R.C.		.Clayt	on   1/66
F	4/67 6/67	16 17	R.C.		ST USED	
H J	8/67	21	R.C.		LINC	8 SIZE CODE NUMBER
U	5/0/	21	``•`		ALE	A ML LINC8-0-M
	]		ļ	SH	EET	OF DIST

A-ML-LINC8-0-M Drawing List, Memory Section


		1/	ΛN	<b>5</b> 1	∟K	DRAWING LIST
	DWG. NO.				NO. OF	TITLE
K	-WL-LI	NC8-0- <b>P</b> 2		E		WIRE LIST
	<del></del>	NC8-0- <b>P3</b>		Ç	1	PANELS PE TO PJ
D	-MU-LI	NC8-0- <b>P4</b>		<u> </u>	1	PANELS PA TO PD
		NC8-0-P23		Α_	1	DATA BITS ØØ-11 GATES
		NC8-0- <b>P24</b> NC8-0- <b>P</b> 25	-		1	ANALOG SYSTEM MB REGISTER MODS.
		NC8-0- <b>P2</b> 7			1	PDP-8 SWITCHES & INDICATORS
I	-BS-LI	NC8-0-110	2	А	1	ACCUMULATOR
		NC8-0-P10			1	AC CONTROL
		NC8-0-₽10 NC8-0-₽10		A	1	PC+MA REGISTERS  MB REGISTER CONTROL
		NC8-0-110 NC8-0-₽10		$\frac{\overline{\Delta}}{\Delta}$	1 1	MAJOR STATES & INSTRUCTION REG.
		NC8-0-P10		Α	1	MA, PC CONTROL
Γ	-BS-LI	NC8-0-P10	9	В	1	TIMING, KEYS, SWS, & RUN
	-RS-LI	NC8-0-₽11	<del>-  </del>	β	1	INPUT-OUTPUT CONTROL
	)AD70	05109-0-0			1)	BUS BAR
	<u></u>		$\dashv$			
···						
	RE	VISIONS			N.D.	DATE EQUIPMEN
REV.	DATE	CHG. NO.	APP'	D. CH	DRUCHO K'd.	DATE OIGITAL CORPORATION
A	11/66	1	R.J	D	IGNEAU	
В	11/66	4		$\cdot q_{\mathscr{K}}$	y aug	LINC 8
	1/5/67	7		C CERC	J ENG	DATE  A 10 1066 PROCESSOR SECTION
D E	4/67	15	R.J	· C PRO	10 C	DATE
E F	8/67 8/67	18 19	J.S.		Clay	Tu 10-1-66
H	9/67	25	R.9		STUSÆDO	CIZE CODE NUMBER
				<u> </u>	LINC	. 0
	]			SC		A ML LINC8-0-P
	M NO.			SHI	EET 1	OF 1 DIST.

A-ML-LINC8-0-P Drawing List, Processor Section







A202-0-1 Two Analog Preamplitiers




A401-0-1 Sample and Hold




A502-0-1 Difference Amplifier







A604-0-1 2 Bit DAC





A704-0-1 -10V Precision Power Supply




A706-0-1 Power Supply for A202









B171-0-1 Diode Gate




B204-0-1 Four Flip-Flops




B684 Two Bus Drivers





G906-0-1 LINC8 Capacitor and Power Up




DI4


E O DIS

F O DIS


R141-0-1 Diode Gate




R151 Binary to Octal Decoder




R181-0-1 DC Carry Chain




R201 Flip-Flop




R202-0-1 Dual Flip-Flop



R203-0-1 Triple Flip-Flop




R204-0-1 Quadruple Flip-Flop




A IOV(A) RII | 5,000 | 5% R14 4,700 R20 4,700 D28 CGND **▲**D1 D-664 **▼**D26 Q4 2N 3605 CII D-664 D-664 DIO DIS R32 15,000; 5% D19 D664 D23 ▼DI8 D664 ≷RI2 680 **D2**I R24 1,500 5% R 25 | R 2 8 | 7,500 | 5% | 5% BOURNS OR WESTON 15,000 \$ 15,000\$ UNLESS OTHERWISE INDICATED:
RESISTORS ARE U4-W, 10%
DIODES ARE D-662,
TRANSISTORS ARE DEC 3639, CAPACITORS ARE MFD


R303-0-1 Integrating One-Shot




R401-0-1 Clock




R405-0-1 Crystal Clock




R601-0-1 Pulse Amplifier




R602-0-1 Pulse Amplifier




R603 Pulse Amplifier




R613-0-1 Pulse Amplifier




R650-0-1 Bus Driver




W002-0-1 Clamp Loads




W005-0-1 Clamped Loads




W026 Connector Board




W035-0-1 Cable Connector




W072-0-1 LINC-8 Scope Cable Connector




W073-0-1 LINC-8 Tape Cable Connector




W500 High Impedance Follower



W501 Schmitt Trigger



W607-0-1 Pulse Amplifier



W640-0-1 Pulse Amplifier



DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETTS

Printed in U.S.A.